Delamination After V-cut

We have a problem with delamination after breaking our board from a multi-up panel. The material is cem3-V0. The delamination is long the edge of board after breaking at the v-cut before wave soldering.

The depth of v-cut it is within specifications. The v-cut is slightly unbalanced, however when running 2 different models, only 1 model is affected. Do you have a suggestion for the root cause?

N.Z.

Expert Panel Responses

I would suggest reviewing IPC-4101D WAM1 Specification for Base Materials for Rigid and Multilayer Printed Boards, for the particulars of the CEM3-VO materials, as there are 5 different types: /12, /14, /16, /35, /81 which all have different Tg.

The need to verify that all the materials behave the same way, one would need to know which of the CEM 3 materials was used. This problem also was seen with FR-4 materials and it was all related to two different FR-4 materials were used by two different fab houses and it wasn't until the laminate was analyzed that the problem was found.

I recommend having a lab check out the laminate material to determine which one was used. Hope this helps and if more is needed please let me know.

Leo Lambert
Vice President, Technical Director
EPTAC Corporation

At EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee.

This is a common issue for the V-cut depanelization process. There are multiple variables in this process to be considered:

V-cut design of the board - depth and angle
V-cut consistency across the board
Blade design (angle) and dimension
Positioning of the board in the depanelization process (is the assembly leveled when you perform this)
The humidity and the moisture content of the PCB (ideally the boards are dry) The problem of having the same board for 2 models with only one failing this process might be related to lot number, moisture content and/or operator performing the job.
There is no silver bullet for this problem however I hope that this is giving you a starting point.

Georgian Simion
Engineering and Operations Management
Independent Consultant

Georgian Simion is an independent consultant with 20+ years in electronics manufacturing engineering and operations.
Contact me at georgiansimion@yahoo.com.

Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Free Newsletter Subscription
Circuitnet is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address